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路，最后进行了 2-1阶 cascade结构 Sigma-Delta调制器全定制晶体管级的电路设
计和仿真。
本文设计的 Sigma-Delta调制器采用 charter 0.35umCMOS工艺，工作在 3.3V
的电源电压和 40.96KHz时钟频率下，信号带宽为 20Hz，在考虑非理想因素的前
提下，采用 Matlab/Simulink 数学建模和仿真表明，在信号带宽为 20Hz，过采
样率为 1024 的情况下，该调制器的信噪比为 182.3dB。采用 Cadence 对该调制




























Analog-to-digital converters provide a critical interface in portable mixed -signal
electronic systems. Sigma-Delta modulator is insensible with nonideal factors of
fabrication and compatible with VSLI technology .It can also reach low frequency and
high resolution easily .Therefore,Sigma-Delta modulator becomes the best choice of
high resolution ADC and also is the important part of System On Chip(SOC). This
paper researchs and designs a 22-Bit high resolution modulator that can be used in
weighing Sensors.
In this paper,the principle of Sigma-Delta modulator is studied, overshampling
technology and noise shaping technology is seriously analyzed, and diference
constroctions of Sigma-Delta modulator is also considered. Therefore ,a Third-Order
Cascade Sigma-Delta modulator is designed and its resolution is above 22 Bit.During
the design process ,the system model of Sigma-Delta modulator is simulated by
SDtoolbox of MATLAB/SIMULINK,the elements ,including OPA finite gain,swing
slew rate and bandwith, nosie of switches and clock jitter,that will affect the
performance of Sigma-Delta modulator is discussed. Based on the result of simulation
,the performance parameters of OPA and other analog circuits is presented,and the
whole circuit is designed and simulated in the transistor level.
The Sigma-Delta modulator is designed in a 3.3V charter 0.35um CMOS
technology. while the bandwidth of the input signal is 20Hz and the oversampling
ratio is 1024,the behavior models including ideal and nonideal factors is simulated in
Simulink,the result shows that the signal to noise ratio (SNR) can reach 170.7dB.The
circuit is designed in Cadence and simulated in Spectre .The result shows the signal to
ratio (SNR) can reach 144.8dB.It fulfils the aim.
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片（System On Chip，简称 SOC）概念，将数据转换器与数字信号处理系统整合
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1.2 论文工作主要内容及设计指标
本论文研究了研究和设计 22-Bit 三阶 cascaded 结构 Sigma-Delta 调制器。
本论文所设计的 Sigma-Delta 调制器的具体指标如表 1.1 所示。
表 1.1
指标项 指标




结构 三阶 2-1 级联 Cascaded 结构




Sigma-Delta 调制器建模，调制器采用 2-1 级联结构，通过仿真确定调制器的系
数和各个模块的指标，然后设计了 Sigma-Delta 调制器的模块电路，如运放、积
分器、比较器、两相不交叠时钟产生电路等。利用 Spectre 对电路及调制器整






第三章：选择适合的 Sigma-Delta 调制器结构，并利用 Matlab /Simulink 建
立行为级模型。而且进行了非理想因素对 Sigma-Delta 调制器的影响的仿真和分
析。
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